Error Control Capability of Orthogonal Code Convolution by Means of FPGA Implementation

2. Orthogonal Codes Mukesh Gholase¹ , L.P.Thakare² , Dr. A.Y. Deshmukh³

1, 2, 3Dept. of Electronics Engineering, G. H. Raisoni College of Engineering Nagpur, India

¹mb.gholase@rediffmail.com, ² laxman.thakre@gmail.com

Abstract

Information and communication technology has brought enormous changes to our life. With the increase of data transmission and hence source of noise and interference, engineers have been struggling with the demand for more efficient and reliable techniques for detecting and correcting errors in received data. Although several techniques and approaches have been proposed and applied in the last decade, data reliability in transmission is still a problem. In this paper, the orthogonal codes has been developed and realized by mean of field programmable gate array (FPGA). Simultaneous result shows that the proposed technique improves the detection capability of the orthogonal code. *Keywords: Error detection and correction, FPGA, Orthogonal Code Antipodal Code.*

1. Introduction

In communication system, day by day, there is an increasing demand of network capacity due to the use of internet and real time transmission of voice and picture. To fulfil these requirements data transmission at high bit rates is essential, with the increase of data transmission and hence sources of noise and interference, engineers have been struggling with the demand for more efficient and reliable techniques for detecting and correcting error in received data.

Although several techniques and approaches have been proposed and applied in the last decade, data reliability in transmission is still problem. When data is stored, compressed, or communicated through a media such as cable or air sources of noise and other parameters such as EMI, crosstalk, and distance can considerably affect the reliability of these data. Error detection and correction techniques are therefore required. Some of those techniques can only correct errors, such as Solomon Codes [4, 5], Hamming Codes [6], and Orthogonal Codes Convolution (OCC) [7, 8].

 Our design approach is based on the Comparison between the received code and all the orthogonal code combinations stored in the look up table.

Orthogonal Codes can provide error detection as well as error correction. Orthogonal codes are binary valued, and they have equal number of 1's and 0's. An n-bit orthogonal codes there are n/2 positions where 1's and 0's differ [7, 8]. Therefore, all orthogonal codes will generate zero parity bits. The concept is illustrated by 16-bit orthogonal codes as shown in Fig.1. It has 16- orthogonal codes and 16-antipodal codes for a total of 32-biorthogonal codes. Antipodal codes are just the inverse of orthogonal codes; they are also orthogonal among themselves. Since there is an equal number of 1's and 0's each orthogonal code will generate a zero parity bit. Therefore, each antipodal code will also generate a zero parity bit.

 A notable distinction in this method is that the transmitter does not have to send the parity bit for the code, since it is known to be always zero [8,9]. Therefore, if there is a transmission error, the receiver may be able to detect it by generating a parity bit at the receiving end.

Before transmission, a k-bit data set is mapped into a unique n-bit orthogonal code. For example, a 5-bit data set is represented by a unique 16 bit orthogonal code, which is transmitted without the parity bit.

 When received, the data are decoded based on code correlation. It can be done by setting a threshold between two orthogonal codes. This is set by the following equation

$$
d_{th} = \frac{n}{4} \tag{1}
$$

Where n is the code length and d_{th} is the threshold, which is midway between two orthogonal codes. Therefore, for the16- bit orthogonal code (Fig. 2), we have $d_{th} = 16/4 = 4$

 This mechanism offers a decision process in error correction, where the incoming impaired orthogonal code is examined for correlation with the codes stored in a look-up table, for a possible match. The acceptance criterion for a valid code is that an nbit comparison must yield a good cross correlation value; otherwise, a false detection will occur. This is government by the following correlation process, where a pair of n-bit codes $x_1x_2...x_n$ and $y_1y_2...y_n$ is compared to yield,

Fig.1. Illustrations of16-bit orthogonal & Antipodal codes

Fig.2. Illustration of Encoding and Decoding

$$
R(x, y) = \sum_{i=1}^{n} x_i y_i \le d_{th}
$$
 (2)

Where $R(x, y)$ is the cross correlation function, d_{th} is the threshold defined in (1). Since the threshold (d_{th}) is between two valid codes, an additional 1-bit offset is added to (2) for reliable detection. The number of errors that can be corrected by means of this process can be estimated by combining (1) and (2), yielding.

$$
n_c = R(x,y) - 1 \le \frac{n}{4} - 1 \tag{3}
$$

In this equation, n_c is the number of error that can be corrected by means of an n-bit orthogonal code. For example, a single error in 8-bit orthogonal code can be corrected. Similarly, 3-bit errors in 16-bit orthogonal code can be corrected, and so on Table 1 give the error correction capabilities and the detection rates, respectively, for four lengths of orthogonal codes.

In a previous work, these detection rates were improved. This method performs XOR operation between the received code and each code in the look-up table that contains all the codes.

TABLE I Orthogonal Codes and the Corresponding Error Correction Capabilities

Code length (n)	Correction Capability (n_c)							
32								

A counter is used to count the number of 1's in the resulting signal. For example, for 16-bit orthogonal code, the operation will lead to thirty-two counter results. If one of the results is zero, it means there is no error. Otherwise, the code is corrupted. The corrected code is associated with minimum count. If the minimum count is associated with one combination, the received and corrected code will be this combination. However, if the minimum count is associated with more than one combination of the orthogonal codes, it is not possible to correct the corrupted code.

3. Design Methodology

An orthogonal code is having equal number of 1's and 0's so it will generate zero parity all time except that code received is erroneous. We need not to send any extra parity bit while transmitting data.

In case if, after the transmission the data received is erroneous then it will generate parity error. In this process of detecting and correcting the errors code received is split into two equal parts. Each part will be checked for parity bit, if generated parity is zero then code is error free and if one then the received code is considered to be the erroneous. By orthogonal code method we can detect the part of the incoming or received data that is containing the errors and along with the correction of code we can also improve transreception system by using effective means to reduce the error in that particular area and over all reception system will become more effective.

TABLE II Orthogonal Codes and the Corresponding Detection rate

Code length	Detection Rate $\frac{1}{2}$
	93.57
16	99.95
32	99.99
	100.00

3.1 Transmitter

The Transmitter consists of two blocks (a) encoder (b) shift register

(a) The encoder encodes a k-bit data set to $n=2^{k-1}$ bits of the orthogonal code.

 (b) The Shift Register transforms this code to a serial data in order to be transmitted as shown in Fig.3. For example, 5-bit data is encoded to 16-bit (2^4) orthogonal code according to the lookup table shown in Fig.2. The generated orthogonal code is then transmitted serially using a shift register with the rising edge of the clock.

3.2 Receiver

 The received code is processed through the sequential steps, as shown in Fig.4. The incoming serial bits are converted into n-bit parallel codes. The received code is compared with all the codes in the lookup table for error detection. This is done by counting the number of ones in the signal resulting from 'XOR' operation between the received code and each combination of the orthogonal codes in the lookup table. A counter is used to count the number of ones in the resulting n-bit signal and also searches for the minimum count. However a value rather than zero shows an error in the received code. The orthogonal

code in the lookup table which is associated with the minimum count is the closest match for the corrupted received code. The matched orthogonal code in the lookup table is the corrected code, which is then decoded to k-bit data. The receiver is able to correct up to (n/4-1) bits in the received impaired code. However, if the minimum count is associated with more than one combination of orthogonal code then a signal, REQ, goes high.

4. Implementation and Results

 These methods of improving error detection using A Spartan-3 hardware board and ISE, Xillinx software has been used for code testing. Using this proposed technique up to three error can be detected and corrected and position of the error in receive code can be detected. This improves the error detection at the receiver as well as enhances effectiveness of the Trans-Reception.

4.1 Transmitter

 Fig. 5 shows an example of the results of the transmitter simulation corresponding to the input data value 00010 labelled as 'data'. This data has been encoded to the associated orthogonal code "0110011001100110" labelled 'ortho'. The signal 'EN' is used to enable the transmission of the serial bits 'txcode' of the orthogonal code with every rising edge of the clock.

Now:												450.3																						
1000 ns		400									500												600											
B @4 din(4:0)	5'b01100	5101100									5101111											5610000						5'611000						
o ⁿ dk	1																																	
0.001	o																																	
¤ 24 dir(4:0)	5'001100	5101100						5601111										5'b10000						5011000										
R.F ok	п																																	
all cost	ø																																	
미 중(3(150)	16'5000011.	16'50000111111110000									1500110100110010110							16b111111111111111						16'b1111111100000000										
ロ 別 din_1[15:0]	15'000011.									16'50000111111110000			16'00110100110010110										16b1111111111111111						16'b111111110000000					
1. JJ ok																																		
All dout_1	0																																	
B @4 cout_1(3.0)	4hD																																	
Lil dock	4																																	
0 04 cout 3 0	4 _{h0}																																	
ロ 登4 temp[3:0]	401101																																	
日 製4 (5m(15.0)	16'0000011.	16'50000111111110001										16'6011010011001011									18b11111						10000000 160111							
□ 割4 36(3:0)	4hD	Th 4h5 4h6 4h7																									9) 4h6 (4hB (4hC) 4hD).							
all doub	\circ																																	

Fig. 5 Simulation result of the Transmitter

4.2 Receiver

Upon reception, the incoming serial data is converted into 16-bit parallel code 'rxcode'. Counter is used to count the number of $1st$ after XOR operation between the received code and all combinations of orthogonal code in the lookup table. 'Count' gives the minimum count of one's among them. The orthogonal code 'ortho' associated with the minimum count is the closest match for the received code, which is then decoded to the final data given by signal 'data'. Three different cases result from this simulation . In the first case, the received code has match in the lookup table.

 For example, Fig.6, shows the received code is rxcode="0101010101010101", count='0' and hence the received code is not corrupted. The code is then decoded to the corresponding final data 00001.

Now.		465.5				
1000 ns		400	500	600	700	810
ell ak	θ					
$\frac{1}{2}$	\circ					
all m_serial_in	\mathfrak{o}					
o ¹¹ req	θ					
D Stin douted	5'510000	5'b10000			5000000	
राज	θ					
UT ret	\mathfrak{o}					
Ull n_senal_in	θ					
23 req	$\mathbf{0}$					
日 割 m_dtud4:0j	5'510000	5'610000			5'600000	
D aled data	161000000			16'0000000000000000		
D B4 data(15.0)	1610000			16h0000		
B Storbo co.	16Ъ111111.	160111111111111111			160000000000000000	
all count	$\overline{13}$					
all detect	$\overline{0}$					
D 34 0010 [15.0]	1610000			16h0000		
□ 图46ct1[15:0]	1616555			1615555		
D 84 0ut2[15.0]	1613333			16h3333		

Fig. 6 Simulation result of the Receiver

In the second case, the received code has no match in lookup table.

 If the received code is rxcode="0101010101010101",the value of minimum count is '1',which reveals an error. The corresponding orthogonal code is ortho = "0101010111110101" which is the closest match for the received code given by minimum count, & the decoded final data is 00001 . In this case the three bit errors is detected & corrected by receiver.

 In the third case, there is more than one possibility of closest match in the lookup table. If, the received code is rxcode="0111011111100110". The value of minimum count is associated with more than one orthogonal code $\&$ thus it is not possible to determine the closest match in the lookup table for the received code. Then the signal labelled 'REQ'goes high, which is a request for a retransmission.

The results of the simulation show that for a k-bit data, the corresponding n-bit orthogonal code is able to detect any faulty combination other than the combinations of orthogonal code in the lookup table.

TABLE III Correction Capabilities between Orthogonal Codes Convolution

5. Conclusion

 The result of orthogonal code implementation has improved the error detection up to 99.9% for 16-bit coding. It is noted that with this method, the transmitter does not have to send the parity bit since the parity bit is known to be always zero. Therefore, if there is a transmission error, the receiver will be able to detect it by generating a parity bit at the receiving end. FPGA implementation of orthogonal code convolution is presented to ensure the efficient digital communication. This work involved the implementation of the transmitter and receiver using VHDL. A fully synthesizable HDL code was written to ensure that the design was feasible. The future work includes improvement of correction capabilities of the orthogonal code and parallel implementation to speed up the data processing.

References

- [1] N. Kaabouch, A. Dhirde, and S. Faruque," Improvement of the Orthogonal Code Convolution Capabilities using FPGA Implementation ", IEEE Electro / Information Technology Proceedings. Pp. 380-384, 2007.
- [2] S. Faruque, N. Kaabouch, and A. Dhirde, "Forward error control coding based on orthogonal code and its implementation using FPGA " Wireless and Optical Communication Proceedings, paper # 565-630, ACTA Press, June 2007.
- [3] U. K. Kumar and B. S. Umashankar, "Improved hamming code for error detection and correction", 2007 2nd International Symposium on Wireless Pervasive Computing, pp. 498-500.
- [4] Z. Cai, J. Hao, S. Sun, and F. P. Chin, **"**A highspeed reed-solomon decoder for correction of both errors and erasures", 2006 IEEE International Symposium on Circuits and Systems, pp. 281-284.
- [5] S. Faruque, "Error Control Coding based on Orthogonal Codes", Wireless Proceedings, Vol. 2, pp. 608-615, 2004.
- [6] S. Shukla, N.W. Bergmann, "Single bit error correction implementation in CRC-16 on FPGA", in Conf. Rec. 2004 IEEE Int. Conf. on Field-Programmable Technology, pp. 319-322.
- [7] T. Baicheva, S. Dodunekov, and P. Kazakov, "Undetected error probability performance of cyclic redundancy-check codes of 16-bit redundancy", IEEE Proceedings. Communications, Vol. 147, No. 5, pp. 253-256, Oct. 2000.
- [8] A. Hokanin, H. Delic, and S. Sarin, "Two dimensional CRC for efficient transmission of ATM Cells over CDMA", IEEE Communications Letters, Vol. 4, No. 4, pp. 131-133, April 2000.
- [9] V. Stylianakis, S. Toptchiyski, " A Reed Solomon coding/decoding structure for an ADS modem", in Conf. Rec. 1999 IEEE Int. Conf. on Electronics, Circuits and Systems, pp. 473 – 476.